

Abstract

A method and apparatus for protecting cache memories from soft errors. Entries in the cache's data store and tag memory are associated with parity bits. During a read
5 cycle, the parity bits are checked and data retrieved only if the parity checks indicate no errors.